



Model-Based Design for Safety-Critical and Mission-Critical Applications

Bill Potter
Technical Marketing
May 2, 2008

MathWorks
Aerospace and Defence Conference '08




Safety-Critical Model-Based Design Workflow




Requirements Process for Model-Based Design


- Functional, operational, and safety requirements
 - Exist one level above the model
 - Models trace to requirements
- Requirements validation - complete and correct
 - Simulation is a validation technique
 - Traceability can identify incomplete requirements
 - Model coverage can identify incomplete requirements
- Requirements based test cases
 - Test cases trace to requirements



Simulation example – controller and plant



Requirements trace example – view from DOORS® to Simulink



ID	Software requirements for a reusable attitude controller
43	[Simulink reference: attitude_controller/Rate Limit (Saturate)]
20	2.4 Integral Control and Limit The integral control shall generate a surface command based on the attitude rate error computed by the rate control, integral error gain and the autopilot engage state. The total integral command shall be limited to not exceed the integral command limit. When the autopilot is not engaged, the integral command and internal state shall be held at zero.
63	[Simulink reference: attitude_controller_harness/Signal Builder (SubSystem)]
39	[Simulink reference: attitude_controller/Int Gain (Gain)]
38	[Simulink reference: attitude_controller/Not engaged (Logic)]
37	[Simulink reference: attitude_controller/Integrator (DiscreteIntegrator)]
21	2.5 Surface Command and Limit

Requirements trace example – view from Simulink to DOORS

attitude_controller Model Requirements Report

File Edit View Go Debug Desktop Window Help

Location: file:///C:/local_work_area/demos/autopilot_R2007a_mdref/attitude_controller_reqreport.html

Chapter 2. System - attitude_controller

Attitude Control using displacement rate and integral


Attitude Controller
 Author: bpotter
 Version: 1.21
 Date: 18-Apr-2007 00:22:44
 DO-178B Software Lifecycle Data
 11.9 Software Requirements Data
 11.10 Design Description
 DO-178B Objectives
 5.2.1a Low Level Requirements are Developed
 5.2.1a Software Architecture is Developed
 5.2.1b Derived Low Level Requirements are Developed

ARP-4754/DO-178B Demonstration
 Copyright 1990-2007 The MathWorks Inc.


Table 2.1. Block Requirements Table

Name	Requirements
Cmd Limit	2.1.2 Parameters 00000022 #23 2.5 Surface Command and Limit 00000022 #21
Disp Gain	2.1.2 Parameters 00000022 #23 2.2 Attitude Control and Limit 00000022 #16
Disp Limit	2.1.2 Parameters 00000022 #23 2.2 Attitude Control and Limit 00000022 #16
Disp_Cmd	2.1.1 Inputs 00000022 #22

Requirements based test trace example – view from Simulink Signal Builder block to DOORS



Model coverage report example



attitude_controller Coverage Report

File Edit View Go Debug Desktop Window Help

Location: file:///C:/local_work_area/demos/autopilot_R2007a_mdref/attitude_control_results19486407.html

Discrete integrator block "Integrator"

Parent: [/attitude_controller](#)

Metric Coverage

Cyclomatic Complexity 3

Decision (D1) 100% (6/6) decision outcomes

Decisions analyzed:

Reset	100%	100%	100%	100%	100%	100%	100%	100%	100%	100%	100%
false	201/401	201/401	201/401	201/401	201/401	201/401	201/401	201/401	201/401	240/401	2049/4010
true	200/401	200/401	200/401	200/401	200/401	200/401	200/401	200/401	200/401	161/401	1961/4010
integration result <= lower limit	50%	50%	50%	50%	50%	50%	50%	50%	50%	100%	100%
false	401/401	401/401	401/401	401/401	401/401	401/401	401/401	401/401	401/401	283/342	3892/3951
true	0/401	0/401	0/401	0/401	0/401	0/401	0/401	0/401	0/401	59/342	59/3951
integration result >= upper limit	50%	50%	50%	50%	50%	50%	50%	50%	50%	100%	100%
false	401/401	401/401	401/401	401/401	401/401	401/401	401/401	401/401	401/401	342/401	3951/4010
true	0/401	0/401	0/401	0/401	0/401	0/401	0/401	0/401	0/401	59/401	59/4010

Logic block "Not engaged"

Parent: [/attitude_controller](#)

Metric Coverage


Cyclomatic Complexity 0

Condition (C1) 100% (2/2) condition outcomes

Done


Requirements Process take-aways

- Early requirements validation
 - Eliminates rework typically seen at integration on projects with poor requirements
- Early test case development
 - Validated requirements are complete and verifiable which results in well defined test cases
- Requirements management and traceability
 - Requirements management interfaces provide traceability for design and test cases




Design Process for Model-Based Design

- Model-Based Design
 - Create the design - Simulink and Stateflow®
 - Modular design for teams - Model Reference
 - Model architecture/regression analysis - Model Dependency Viewer
 - Documented design - Simulink Report Generator
 - Requirements traceability using Simulink Verification and Validation™
 - Design conforms to standards using Model Advisor




Example detailed design including model reference and subsystems


Top Model




Subsystem




Reference Model



Model dependency viewer




Example Model Advisor report




The screenshot displays the Model Advisor tool interface. On the left, the 'Task Hierarchy' for 'attitude_controller' is shown, with various checks under 'By Product' and 'DO-178B and MISRA-C Checks'. The middle pane shows the 'By Product' configuration, including a 'Run Selected Checks' button and a 'Show report after run' checkbox. The right pane displays the 'Model Advisor Report for 'attitude_controller'', which includes the model version (1.21), generation time (02-May-2007 10:35:27), and a summary of 42 passed checks and 3 warnings. The report lists several checks that passed, such as 'Check model, local libraries, and referenced models for known upgrade issues', 'Identify unconnected lines, input ports, and output ports', and 'Check root model Inport block specifications'. A warning is shown for 'Check solver for code generation', indicating that the sample times are unconstrained. The report concludes with a 'Done' status.

Design Verification for Model-Based Design

- Requirements based test cases
 - Automated testing using SystemTest™ and Simulink Verification and Validation
 - Traceability using Simulink Verification and Validation
- Robustness testing and analysis
 - Built in Simulink run-time diagnostics
 - Formal proofs using Simulink Design Verifier™
- Coverage Analysis
 - Verify structural coverage of model
 - Verify data coverage of model



SystemTest for requirements based testing




The screenshot displays the SystemTest interface for a test named 'attitude_control'. The 'Test Structure' window shows a flow from 'Pre Test' to 'Main Test' to 'Post Test'. The 'Main Test' section includes a 'main test element' which is iterated over, with 'test vectors' being applied and 'save results' being performed. The 'Test Vectors' table at the bottom left shows a single vector named 'index' with an expression of '1:1:10' and a vector of values '1 2 3 4 5 ... 10'.

Name	Expression	Vector	It...	Gr...
index	1:1:10	1 2 3 4 5 ... 10	10	

Total number of iterations: 10


SystemTest – example report

Data Plotting and expected results comparisons



Summary of results

Signal Builder and Assertion Blocks



Model coverage report example – signal ranges

attitude_controller Coverage Report

File Edit View Go Debug Desktop Window Help

Location: file:///C:/local_work_area/demos/autopilot_R2007a_mdref/attitude_control_results19486407.html


Signal Ranges:

Hierarchy	Test 1		Test 2		Test 3		Test 4		Test 5		Test 6		Test 7		Test 8		Test 9		Test 10		Overall	
	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
attitude_controller																						
... Integrator	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-3	3	-3	3
... Not engaged	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
... Cmd Limit	-1	1	-9	9	-10	10	-1	1	-4	4	-5	5	-1	1	-7	7	-7.5	7.5	-4	4	-10	10
... Disp Limit	-1	1	-9	9	-10	10	0	0	0	0	0	0	0	0	0	0	0	0	-1	1	-10	10
... Rate Limit	-1	1	-9	9	-10	10	-1	1	-4	4	-5	5	0	0	0	0	0	0	-1	1	-10	10
... Disp Gain	-1	1	-9	9	-10	10	-1	1	-4	4	-6	6	0	0	0	0	0	0	-1	1	-10	10
... Int Gain	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-2	2	-2	2
... Rate Gain	-1	1	-9	9	-10	10	-1	1	-4	4	-5	5	-1	1	-7	7	-8	8	-1	1	-10	10
... Sum	-1	1	-9	9	-10	10	-1	1	-1	1	-1	1	0	0	0	0	0	0	-1	1	-10	10
... Sum1	-1	1	-9	9	-10	10	-1	1	-4	4	-5	5	-1	1	-1	1	-1	1	-1	1	-10	10
... Sum2	-1	1	-9	9	-10	10	-1	1	-4	4	-5	5	-1	1	-7	7	-8	8	-4	4	-10	10

Done

Simulink Design Verifier – Coverage Test

Model



Test Report

Simulink Design Verifier Report

Location: file:///H:/Documents/MATLAB/sldv_output/

Test Case 7

Summary
Length: 0.13 Seconds (6 sample periods)
Objective Count: 10

Objectives Reached At:


Step	Time	Objectives
1	0	1
2	0.01	7
3	0.02	5 11 16 18
9	0.08	10 12 14
13	0.12	15

Generated Input Data.

Time	0	0.01	0.02	0.07	0.08
Step	1	2	3	4	5
raw	128	1	128	0	128




Generated Test Cases



Simulink Design Verifier – Objective Test

Model with Constraints and Objectives



Test Report

Simulink Design Verifier Report
Location: jvdemo_debounce_testconblk_report.html

Chapter 3. Test Cases / Counterexamples

Table of Contents
[Test Case 1](#)

Test Case 1

Summary
Length: 0.13 Seconds (4 sample periods)
Objective Count: 2

Objectives Reached At:

Step	Time	Objectives
7	0.06	2
13	0.12	1


Generated Input Data.

Time	0	0.01	0.07
Step 1	2	3	
raw	0	1	0

Done




Generated Test Cases




Simulink Design Verifier – Property Proving

Model with Assumption and Objective



Property to be proven



Report

Simulink Design Verifier Report

ReportFileName	\$ModelName\$_report
ReportIncludeGraphics	off
DisplayReport	on

Chapter 2. Test/Proof Objectives

Table of Contents

- Status
- Verify True Output

Status

Table 2.1. Objectives having No Counterexamples of 20 or Fewer Steps

#:	Type	Model Item	Description
1	Assert	Assertion	Assertion "Assertion" assert

With the following active constraints:

Name	Constraint
Assumption	{ 0 1 }

Verify True Output


Objectives of: Assertion

#:	Status	Test Cases	Description
1	Undecidable	n/a	assert




Design Process take-aways

- Modular reusable implementations
 - Platform independent design
 - Scalable to large teams
- Consistent and compliant implementations
 - Common design language
 - Automated verification of standards compliance
- Efficient verification process
 - Develop verification procedures in parallel with design
 - Coverage analysis early in the process
 - Automated testing and analysis





Coding Process for Model-Based Design

- Automatic code generation
 - Real-Time Workshop Embedded Coder
- Traceability
 - HTML Code Traceability Report
- Source code verification
 - Complies with standards using PolySpace MISRA-C® checker
 - Accurate, consistent and robust using PolySpace™ verifier



Incrementally Generate Code

- Incremental code generation is supported via Model Reference
- When a model is changed, only models depending on it are subject to regeneration of their code



- Reduces application build times and ensure stability of a project's code
- Degree of dependency checking is configurable

Add Links to Requirements


```

94
95     /* DiscretePulseGenerator: '<Root>/clock'
96     *
97     * Requirements for '<Root>/clock':
98     * 1. Clock period shall be consistent with chirp tolerance
99     */
100    rth_clock =
101        (rtDWork.clockTickCounter < 1.0 &&
102         rtDWork.clockTickCounter >= 0) ?
103        1.0 :
104        0.0;
105    if (rtDWork.clockTickCounter >= 2.0-1) {

```

← Requirements appear in the code

Code to Model Trace Report



Real-Time Workshop Report

Back Forward

Contents
[Summary](#)
[Traceability Report](#)
[Subsystem Report](#)
 Generated Source Files
[attitude_controller.c](#)
[attitude_controller.h](#)
[attitude_controller_private.h](#)
[attitude_controller_types.h](#)

Traceability Report for attitude_controller

Table of Contents

1. [Eliminated / Virtual Blocks](#)
2. [Traceable Simulink Blocks / Stateflow Objects / Embedded MATLAB Scripts](#)
 - o [attitude_controller](#)
 - o [attitude_controller/Model Info](#)

Eliminated / Virtual Blocks

Block Name	Comment
<Root>/Disp_Cmd	Import
<Root>/Disp_FB	Import
<Root>/Rate_FB	Import
<Root>/Enqaqed	Import
<Root>/Model Info	Masked SubSystem
<Root>/Surf_Cmd	Output
<S1>/EmptySubsystem	Empty SubSystem

Traceable Simulink Blocks / Stateflow Objects / Embedded MATLAB Scripts


Root system: [attitude_controller](#)

Object Name	Code Location
<Root>/Cmd Limit	attitude_controller.c:129, 130
<Root>/Disp Gain	attitude_controller.c:81, 85
<Root>/Disp Limit	attitude_controller.c:74, 75, 82, 89
<Root>/Int Gain	attitude_controller.c:138, 144
<Root>/Integrator	attitude_controller.c:19, 20, 48, 49, 137, 140 attitude_controller.h:26, 27 attitude_controller_private.h:40, 45

OK Cancel Help Apply

Compliance history of generated code

- Our MISRA-C test suite consists of several example models
- Results shown for most frequently violated rules



- Improving MISRA-C compliance with each release, e.g.
 - Eliminate Stateflow *goto* statements (R2007a)
 - Compliant parentheses option available (R2006b)
 - Generate *default* case for *switch-case* statements (R2006b)
- MathWorks MISRA-C Compliance Package available

upon request <http://www.mathworks.com/support/solutions/data/1-1IFP0W.html>
 MathWorks
 Aerospace and Defence Conference '08

Simulink Integration with PolySpace Products


Input1

- Entries
- varying from -500 to 500

Overflow?

Math operations

- Divide, add, min/max, product, subtract, sum...



K1 and K2

- Constants
- Can be tuned from -297 to 303

Lookup tables

- Maps, surfaces, algorithms, extrapolations
- Adjusted, tuned

Division by Zero?

See results in the model


- Change the model
- Generate the production code
- Run PolySpace software

The image shows two windows side-by-side. The left window, titled 'rtwdemo_asap2 *', displays a Simulink block diagram. It features an input block 'In1' connected to two gain blocks 'k1' and 'k2'. The outputs of these gains pass through 'LookUp1' and 'LookUp2' blocks, then through multiplication and addition blocks, finally reaching an output block 'Out1'. A red starburst error marker is placed over the multiplication and addition blocks, which are enclosed in a red rectangular box. The right window, titled 'PolySpace Viewer - C:\PolySpace_result', shows the generated C code for 'rtwdemo_hyperlinks.c'. A red rectangular box highlights a line of code: `rtY.Out = rtb_RelOpt;`. An orange arrow points from this code box back to the error marker in the Simulink model.

*PolySpace detected an error here
(after having analyzed the generated code)*


Coding Process takeaways

- Reusable and platform independent source code
- Traceability
- MISRA-C compliance
- Static verification and analysis




Integration Process for Model-Based Design

- Executable object code generation
 - ANSI® or ISO® C or C++ compatible compiler
 - Run-time libraries provided
- Executable object code verification
 - Test generation using Simulink Design Verifier
 - Capability to build interface for Processor-In-the-Loop (PIL) testing
 - Analyze code coverage during PIL
 - Analyze execution time during PIL
 - Analyze stack PIL



Processor-in-the-Loop (PIL) Verification

- Execute Generated Code on Target Hardware



Execution


- on host and target
- non-real-time

Communication via one of

- data link e.g. serial, CAN, TCP/IP
- debugger integration with MATLAB

Integration Process Takeaways

- Integration with multiple development environments
- Test cases and harnesses generated automatically
- Efficient processor in-the-loop test capability



Wrap-up

- Tools to support the entire safety critical development process
- Participation on SC-205/WG-71 committee for DO-178C
- Safety-Critical/DO-178B guideline document
 - Available to licensed customers with Real-Time Workshop Embedded Coder
 - Contact Bill Potter (bill.potter@mathworks.com) or Tom Erkkinen (tom.erkkinen@mathworks.com)